This commit is contained in:
resteve 2015-12-01 10:35:47 +01:00
parent 3615e2d184
commit 8d7f6932ab

View file

@ -0,0 +1,18 @@
# This file is part of the systemlogics_modula module for Tryton.
# The COPYRIGHT file at the top level of this repository contains the full
# copyright notices and license terms.
import unittest
import trytond.tests.test_tryton
from trytond.tests.test_tryton import ModuleTestCase
class SystemlogicsModulaTestCase(ModuleTestCase):
'Test Systemlogics Modula module'
module = 'systemlogics_modula'
def suite():
suite = trytond.tests.test_tryton.suite()
suite.addTests(unittest.TestLoader().loadTestsFromTestCase(
SystemlogicsModulaTestCase))
return suite