• MATLAB 89.5%
  • HTML 10.5%
Find a file
2024-04-18 02:22:52 -04:00
Circuits Design complete 2023-03-26 10:39:07 -04:00
Data Design complete 2023-03-26 10:39:07 -04:00
Documents idk what's not up to date 2024-04-18 02:22:52 -04:00
Images idk what's not up to date 2024-04-18 02:22:52 -04:00
Macros idk what's not up to date 2024-04-18 02:22:52 -04:00
Models Created LFO schematic, currently working on getting LFO voltage divider to work with VCO input in the simulation 2022-11-30 12:06:25 -05:00
PCB idk what's not up to date 2024-04-18 02:22:52 -04:00
Synth.pdf Fixed sample and hold, added data folder 2023-02-03 16:01:05 -05:00