cad/veroroute: Update 1.86 -> 1.90

Reported by:	upstream
This commit is contained in:
Yuri Victorovich 2020-04-23 03:36:29 +00:00
parent 1123ef7ccb
commit 1e68a83d90
Notes: svn2git 2021-03-31 03:12:20 +00:00
svn path=/head/; revision=532614
3 changed files with 6 additions and 6 deletions

View file

@ -1,7 +1,7 @@
# $FreeBSD$
PORTNAME= veroroute
PORTVERSION= 1.86
PORTVERSION= 1.90
PORTEPOCH= 1
CATEGORIES= cad
MASTER_SITES= SF/${PORTNAME}/

View file

@ -1,3 +1,3 @@
TIMESTAMP = 1584320068
SHA256 (VeroRoute_V186_Src.zip) = be95e383b04a8d7de8fb11852ef1feac29c152c94214e06a503b2f92e26a8f41
SIZE (VeroRoute_V186_Src.zip) = 980967
TIMESTAMP = 1587612602
SHA256 (VeroRoute_V190_Src.zip) = 537ed18887bcf1453124b6b80b6c66ae8874ca2dfd80864f8aca8a882407bd83
SIZE (VeroRoute_V190_Src.zip) = 1002812

View file

@ -82,9 +82,9 @@ share/gEDA/sym/veroroute_passive/Capacitor_Film_300.sym
share/gEDA/sym/veroroute_passive/Crystal.sym
share/gEDA/sym/veroroute_passive/Resistor.sym
share/gEDA/sym/veroroute_passive/Resistor_100mil.sym
share/gEDA/sym/veroroute_passive/Resistor_200mil .sym
share/gEDA/sym/veroroute_passive/Resistor_200mil.sym
share/gEDA/sym/veroroute_passive/Resistor_300mil.sym
share/gEDA/sym/veroroute_passive/Resistor_400mil .sym
share/gEDA/sym/veroroute_passive/Resistor_400mil.sym
share/gEDA/sym/veroroute_regulator/LM137.sym
share/gEDA/sym/veroroute_regulator/LM317.sym
share/gEDA/sym/veroroute_regulator/LM336.sym