Add patch to fix build on ARM v6

Submitted by:	mmel
This commit is contained in:
Johan van Selst 2016-01-27 10:54:07 +00:00
parent 20d73228c7
commit 3b258bb9d0
Notes: svn2git 2021-03-31 03:12:20 +00:00
svn path=/head/; revision=407353
3 changed files with 26 additions and 4 deletions

View file

@ -1,6 +1,6 @@
--- arm/v6/sha256-compress.asm.orig 2013-05-28 16:21:54.000000000 +0200
+++ arm/v6/sha256-compress.asm 2015-01-04 00:39:14.000000000 +0100
@@ -112,7 +112,7 @@ define(<NOEXPN>, <
--- arm/v6/sha256-compress.asm.orig 2015-04-24 19:22:03.000000000 +0200
+++ arm/v6/sha256-compress.asm 2016-01-27 11:48:29.249375000 +0100
@@ -126,7 +126,7 @@ define(<NOEXPN>, <
PROLOGUE(_nettle_sha256_compress)
push {r4,r5,r6,r7,r8,r10,r11,r14}
sub sp, sp, #68
@ -9,7 +9,7 @@
C Load data up front, since we don't have enough registers
C to load and shift on-the-fly
@@ -185,7 +185,7 @@ PROLOGUE(_nettle_sha256_compress)
@@ -199,7 +199,7 @@ PROLOGUE(_nettle_sha256_compress)
EXPN(15) ROUND(SB,SC,SD,SE,SF,SG,SH,SA)
bne .Loop2

View file

@ -0,0 +1,11 @@
--- arm/v6/aes-decrypt-internal.asm.orig 2016-01-27 11:50:06.979110000 +0100
+++ arm/v6/aes-decrypt-internal.asm 2016-01-27 11:50:10.594660000 +0100
@@ -59,7 +59,7 @@ C 8 saved registers
define(<FRAME_DST>, <[sp, #+40]>)
define(<FRAME_SRC>, <[sp, #+44]>)
-define(<SRC>, <%r12>) C Overlap registers used in inner loop.
+define(<SRC>, <r12>) C Overlap registers used in inner loop.
define(<DST>, <COUNT>)
C AES_DECRYPT_ROUND(x0,x1,x2,x3,w0,w1,w2,w3,key)

View file

@ -0,0 +1,11 @@
--- arm/v6/aes-encrypt-internal.asm.orig 2016-01-27 11:50:13.588690000 +0100
+++ arm/v6/aes-encrypt-internal.asm 2016-01-27 11:50:16.922229000 +0100
@@ -65,7 +65,7 @@ C 8 saved registers
define(<FRAME_DST>, <[sp, #+40]>)
define(<FRAME_SRC>, <[sp, #+44]>)
-define(<SRC>, <%r12>) C Overlap registers used in inner loop.
+define(<SRC>, <r12>) C Overlap registers used in inner loop.
define(<DST>, <COUNT>)
C 53 instr.