Fix build on arm, by correcting asm code for clang
PR: 196505 Submitted by: sbruno
This commit is contained in:
parent
e503f84aa8
commit
6ff8795f51
Notes:
svn2git
2021-03-31 03:12:20 +00:00
svn path=/head/; revision=376440
1 changed files with 20 additions and 0 deletions
20
security/nettle/files/patch-arm__v6__sha256-compress.asm
Normal file
20
security/nettle/files/patch-arm__v6__sha256-compress.asm
Normal file
|
@ -0,0 +1,20 @@
|
|||
--- arm/v6/sha256-compress.asm.orig 2013-05-28 16:21:54.000000000 +0200
|
||||
+++ arm/v6/sha256-compress.asm 2015-01-04 00:39:14.000000000 +0100
|
||||
@@ -112,7 +112,7 @@ define(<NOEXPN>, <
|
||||
PROLOGUE(_nettle_sha256_compress)
|
||||
push {r4,r5,r6,r7,r8,r10,r11,r14}
|
||||
sub sp, sp, #68
|
||||
- str STATE, [sp, +#64]
|
||||
+ str STATE, [sp, #+64]
|
||||
|
||||
C Load data up front, since we don't have enough registers
|
||||
C to load and shift on-the-fly
|
||||
@@ -185,7 +185,7 @@ PROLOGUE(_nettle_sha256_compress)
|
||||
EXPN(15) ROUND(SB,SC,SD,SE,SF,SG,SH,SA)
|
||||
bne .Loop2
|
||||
|
||||
- ldr STATE, [sp, +#64]
|
||||
+ ldr STATE, [sp, #+64]
|
||||
C No longer needed registers
|
||||
ldm STATE, {r1,r2,r12,r14}
|
||||
add SA, SA, r1
|
Loading…
Reference in a new issue