kpriv/freebsd-ports
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
freebsd-ports/cad/iverilog/distinfo
Ying-Chieh Liao 7bf8e1d6ec add iverilog, a Verilog simulation and synthesis tool
2001-02-13 11:02:15 +00:00

1 line
60 B
Text
Raw Blame History

MD5 (verilog-0.4.tar.gz) = d2b0c7c1480ffb2ad1b440bded97e419
Reference in a new issue View git blame Copy permalink