4 lines
170 B
Text
4 lines
170 B
Text
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides
|
|
IEEE Design/TB C/C++ VPI and Python AST API.
|
|
|
|
WWW: https://github.com/chipsalliance/Surelog
|