b4bbb4895c
(Capability Hardware Enhanced RISC Instructions) ISA. It also has enhanced support for MIPS CPUs, particularly MIPS64. Sponsored by: DARPA, AFRL
6 lines
256 B
Text
6 lines
256 B
Text
CHERI-Clang is a fork of the Clang compiler with support for the CHERI
|
|
(Capability Hardware Enhanced RISC Instructions) ISA.
|
|
|
|
It also has enhanced support for MIPS CPUs, particularly MIPS64.
|
|
|
|
WWW: http://www.cl.cam.ac.uk/research/security/ctsrd/cheri.html
|