[MIPS] Cobalt: Fix IRQ comment; the Cobalt kernel uses CP0 counter now.
Signed-off-by: Yoichi Yuasa <yoichi_yuasa@tripeaks.co.jp> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
db0c19e1a6
commit
9aa4cc11b2
1 changed files with 1 additions and 2 deletions
|
@ -35,7 +35,7 @@
|
|||
* 4 - ethernet
|
||||
* 5 - 16550 UART
|
||||
* 6 - cascade i8259
|
||||
* 7 - CP0 counter (unused)
|
||||
* 7 - CP0 counter
|
||||
*/
|
||||
#define MIPS_CPU_IRQ_BASE 16
|
||||
|
||||
|
@ -48,7 +48,6 @@
|
|||
#define SCSI_IRQ (MIPS_CPU_IRQ_BASE + 5)
|
||||
#define I8259_CASCADE_IRQ (MIPS_CPU_IRQ_BASE + 6)
|
||||
|
||||
|
||||
#define GT641XX_IRQ_BASE 24
|
||||
|
||||
#include <asm/irq_gt641xx.h>
|
||||
|
|
Loading…
Reference in a new issue