f67cf49117
Starting from Intel Falcon Ridge the internal connection manager running
on the Thunderbolt host controller has been supporting 4 security
levels. One reason for this is to prevent DMA attacks and only allow
connecting devices the user trusts.
The internal connection manager (ICM) is the preferred way of connecting
Thunderbolt devices over software only implementation typically used on
Macs. The driver communicates with ICM using special Thunderbolt ring 0
(control channel) messages. In order to handle these messages we add
support for the ICM messages to the control channel.
The security levels are as follows:
none - No security, all tunnels are created automatically
user - User needs to approve the device before tunnels are created
secure - User need to approve the device before tunnels are created.
The device is sent a challenge on future connects to be able
to verify it is actually the approved device.
dponly - Only Display Port and USB tunnels can be created and those
are created automatically.
The security levels are typically configurable from the system BIOS and
by default it is set to "user" on many systems.
In this patch each Thunderbolt device will have either one or two new
sysfs attributes: authorized and key. The latter appears for devices
that support secure connect.
In order to identify the device the user can read identication
information, including UUID and name of the device from sysfs and based
on that make a decision to authorize the device. The device is
authorized by simply writing 1 to the "authorized" sysfs attribute. This
is following the USB bus device authorization mechanism. The secure
connect requires an additional challenge step (writing 2 to the
"authorized" attribute) in future connects when the key has already been
stored to the NVM of the device.
Non-ICM systems (before Alpine Ridge) continue to use the existing
functionality and the security level is set to none. For systems with
Alpine Ridge, even on Apple hardware, we will use ICM.
This code is based on the work done by Amir Levy and Michael Jamet.
Signed-off-by: Michael Jamet <michael.jamet@intel.com>
Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Reviewed-by: Yehezkel Bernat <yehezkel.bernat@intel.com>
Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Signed-off-by: Andreas Noever <andreas.noever@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
128 lines
3.5 KiB
C
128 lines
3.5 KiB
C
/*
|
|
* Thunderbolt driver - NHI registers
|
|
*
|
|
* Copyright (c) 2014 Andreas Noever <andreas.noever@gmail.com>
|
|
*/
|
|
|
|
#ifndef NHI_REGS_H_
|
|
#define NHI_REGS_H_
|
|
|
|
#include <linux/types.h>
|
|
|
|
enum ring_flags {
|
|
RING_FLAG_ISOCH_ENABLE = 1 << 27, /* TX only? */
|
|
RING_FLAG_E2E_FLOW_CONTROL = 1 << 28,
|
|
RING_FLAG_PCI_NO_SNOOP = 1 << 29,
|
|
RING_FLAG_RAW = 1 << 30, /* ignore EOF/SOF mask, include checksum */
|
|
RING_FLAG_ENABLE = 1 << 31,
|
|
};
|
|
|
|
enum ring_desc_flags {
|
|
RING_DESC_ISOCH = 0x1, /* TX only? */
|
|
RING_DESC_COMPLETED = 0x2, /* set by NHI */
|
|
RING_DESC_POSTED = 0x4, /* always set this */
|
|
RING_DESC_INTERRUPT = 0x8, /* request an interrupt on completion */
|
|
};
|
|
|
|
/**
|
|
* struct ring_desc - TX/RX ring entry
|
|
*
|
|
* For TX set length/eof/sof.
|
|
* For RX length/eof/sof are set by the NHI.
|
|
*/
|
|
struct ring_desc {
|
|
u64 phys;
|
|
u32 length:12;
|
|
u32 eof:4;
|
|
u32 sof:4;
|
|
enum ring_desc_flags flags:12;
|
|
u32 time; /* write zero */
|
|
} __packed;
|
|
|
|
/* NHI registers in bar 0 */
|
|
|
|
/*
|
|
* 16 bytes per entry, one entry for every hop (REG_HOP_COUNT)
|
|
* 00: physical pointer to an array of struct ring_desc
|
|
* 08: ring tail (set by NHI)
|
|
* 10: ring head (index of first non posted descriptor)
|
|
* 12: descriptor count
|
|
*/
|
|
#define REG_TX_RING_BASE 0x00000
|
|
|
|
/*
|
|
* 16 bytes per entry, one entry for every hop (REG_HOP_COUNT)
|
|
* 00: physical pointer to an array of struct ring_desc
|
|
* 08: ring head (index of first not posted descriptor)
|
|
* 10: ring tail (set by NHI)
|
|
* 12: descriptor count
|
|
* 14: max frame sizes (anything larger than 0x100 has no effect)
|
|
*/
|
|
#define REG_RX_RING_BASE 0x08000
|
|
|
|
/*
|
|
* 32 bytes per entry, one entry for every hop (REG_HOP_COUNT)
|
|
* 00: enum_ring_flags
|
|
* 04: isoch time stamp ?? (write 0)
|
|
* ..: unknown
|
|
*/
|
|
#define REG_TX_OPTIONS_BASE 0x19800
|
|
|
|
/*
|
|
* 32 bytes per entry, one entry for every hop (REG_HOP_COUNT)
|
|
* 00: enum ring_flags
|
|
* If RING_FLAG_E2E_FLOW_CONTROL is set then bits 13-23 must be set to
|
|
* the corresponding TX hop id.
|
|
* 04: EOF/SOF mask (ignored for RING_FLAG_RAW rings)
|
|
* ..: unknown
|
|
*/
|
|
#define REG_RX_OPTIONS_BASE 0x29800
|
|
|
|
/*
|
|
* three bitfields: tx, rx, rx overflow
|
|
* Every bitfield contains one bit for every hop (REG_HOP_COUNT). Registers are
|
|
* cleared on read. New interrupts are fired only after ALL registers have been
|
|
* read (even those containing only disabled rings).
|
|
*/
|
|
#define REG_RING_NOTIFY_BASE 0x37800
|
|
#define RING_NOTIFY_REG_COUNT(nhi) ((31 + 3 * nhi->hop_count) / 32)
|
|
|
|
/*
|
|
* two bitfields: rx, tx
|
|
* Both bitfields contains one bit for every hop (REG_HOP_COUNT). To
|
|
* enable/disable interrupts set/clear the corresponding bits.
|
|
*/
|
|
#define REG_RING_INTERRUPT_BASE 0x38200
|
|
#define RING_INTERRUPT_REG_COUNT(nhi) ((31 + 2 * nhi->hop_count) / 32)
|
|
|
|
/* Interrupt Vector Allocation */
|
|
#define REG_INT_VEC_ALLOC_BASE 0x38c40
|
|
#define REG_INT_VEC_ALLOC_BITS 4
|
|
#define REG_INT_VEC_ALLOC_MASK GENMASK(3, 0)
|
|
#define REG_INT_VEC_ALLOC_REGS (32 / REG_INT_VEC_ALLOC_BITS)
|
|
|
|
/* The last 11 bits contain the number of hops supported by the NHI port. */
|
|
#define REG_HOP_COUNT 0x39640
|
|
|
|
#define REG_DMA_MISC 0x39864
|
|
#define REG_DMA_MISC_INT_AUTO_CLEAR BIT(2)
|
|
|
|
#define REG_INMAIL_DATA 0x39900
|
|
|
|
#define REG_INMAIL_CMD 0x39904
|
|
#define REG_INMAIL_CMD_MASK GENMASK(7, 0)
|
|
#define REG_INMAIL_ERROR BIT(30)
|
|
#define REG_INMAIL_OP_REQUEST BIT(31)
|
|
|
|
#define REG_OUTMAIL_CMD 0x3990c
|
|
#define REG_OUTMAIL_CMD_OPMODE_SHIFT 8
|
|
#define REG_OUTMAIL_CMD_OPMODE_MASK GENMASK(11, 8)
|
|
|
|
#define REG_FW_STS 0x39944
|
|
#define REG_FW_STS_NVM_AUTH_DONE BIT(31)
|
|
#define REG_FW_STS_CIO_RESET_REQ BIT(30)
|
|
#define REG_FW_STS_ICM_EN_CPU BIT(2)
|
|
#define REG_FW_STS_ICM_EN_INVERT BIT(1)
|
|
#define REG_FW_STS_ICM_EN BIT(0)
|
|
|
|
#endif
|