f178244712
SNI RM200 don't have the i8042 controller connected to the EISA bus, but have a second address range for onboard devices. This patch handles the two possible address ranges for the i8042 on SNI RMs. Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de> Signed-off-by: Dmitry Torokhov <dtor@mail.ru>
103 lines
2.2 KiB
C
103 lines
2.2 KiB
C
#ifndef _I8042_H
|
|
#define _I8042_H
|
|
|
|
|
|
/*
|
|
* Copyright (c) 1999-2002 Vojtech Pavlik
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
* the Free Software Foundation.
|
|
*/
|
|
|
|
/*
|
|
* Arch-dependent inline functions and defines.
|
|
*/
|
|
|
|
#if defined(CONFIG_MACH_JAZZ)
|
|
#include "i8042-jazzio.h"
|
|
#elif defined(CONFIG_SGI_HAS_I8042)
|
|
#include "i8042-ip22io.h"
|
|
#elif defined(CONFIG_SNI_RM)
|
|
#include "i8042-snirm.h"
|
|
#elif defined(CONFIG_PPC)
|
|
#include "i8042-ppcio.h"
|
|
#elif defined(CONFIG_SPARC)
|
|
#include "i8042-sparcio.h"
|
|
#elif defined(CONFIG_X86) || defined(CONFIG_IA64)
|
|
#include "i8042-x86ia64io.h"
|
|
#else
|
|
#include "i8042-io.h"
|
|
#endif
|
|
|
|
/*
|
|
* This is in 50us units, the time we wait for the i8042 to react. This
|
|
* has to be long enough for the i8042 itself to timeout on sending a byte
|
|
* to a non-existent mouse.
|
|
*/
|
|
|
|
#define I8042_CTL_TIMEOUT 10000
|
|
|
|
/*
|
|
* Status register bits.
|
|
*/
|
|
|
|
#define I8042_STR_PARITY 0x80
|
|
#define I8042_STR_TIMEOUT 0x40
|
|
#define I8042_STR_AUXDATA 0x20
|
|
#define I8042_STR_KEYLOCK 0x10
|
|
#define I8042_STR_CMDDAT 0x08
|
|
#define I8042_STR_MUXERR 0x04
|
|
#define I8042_STR_IBF 0x02
|
|
#define I8042_STR_OBF 0x01
|
|
|
|
/*
|
|
* Control register bits.
|
|
*/
|
|
|
|
#define I8042_CTR_KBDINT 0x01
|
|
#define I8042_CTR_AUXINT 0x02
|
|
#define I8042_CTR_IGNKEYLOCK 0x08
|
|
#define I8042_CTR_KBDDIS 0x10
|
|
#define I8042_CTR_AUXDIS 0x20
|
|
#define I8042_CTR_XLATE 0x40
|
|
|
|
/*
|
|
* Return codes.
|
|
*/
|
|
|
|
#define I8042_RET_CTL_TEST 0x55
|
|
|
|
/*
|
|
* Expected maximum internal i8042 buffer size. This is used for flushing
|
|
* the i8042 buffers.
|
|
*/
|
|
|
|
#define I8042_BUFFER_SIZE 16
|
|
|
|
/*
|
|
* Number of AUX ports on controllers supporting active multiplexing
|
|
* specification
|
|
*/
|
|
|
|
#define I8042_NUM_MUX_PORTS 4
|
|
|
|
/*
|
|
* Debug.
|
|
*/
|
|
|
|
#ifdef DEBUG
|
|
static unsigned long i8042_start_time;
|
|
#define dbg_init() do { i8042_start_time = jiffies; } while (0)
|
|
#define dbg(format, arg...) \
|
|
do { \
|
|
if (i8042_debug) \
|
|
printk(KERN_DEBUG __FILE__ ": " format " [%d]\n" , \
|
|
## arg, (int) (jiffies - i8042_start_time)); \
|
|
} while (0)
|
|
#else
|
|
#define dbg_init() do { } while (0)
|
|
#define dbg(format, arg...) do {} while (0)
|
|
#endif
|
|
|
|
#endif /* _I8042_H */
|