T5 introduces the ability to have separate Packing and Padding Boundaries for SGE DMA transfers from the chip to Host Memory. This change set takes advantage of that to set up a smaller Padding Boundary to conserve PCI Link and Memory Bandwidth with T5. Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com> Signed-off-by: David S. Miller <davem@davemloft.net> |
||
---|---|---|
.. | ||
adapter.h | ||
cxgb4vf_main.c | ||
Makefile | ||
sge.c | ||
t4vf_common.h | ||
t4vf_defs.h | ||
t4vf_hw.c |