e6b7991ed5
This code splits the exynos tmu driver code into SOC specific data parts. This will simplify adding new SOC specific data to the same TMU controller. Acked-by: Kukjin Kim <kgene.kim@samsung.com> Acked-by: Jonghwa Lee <jonghwa3.lee@samsung.com> Acked-by: Eduardo Valentin <eduardo.valentin@ti.com> Signed-off-by: Amit Daniel Kachhap <amit.daniel@samsung.com> Signed-off-by: Eduardo Valentin <eduardo.valentin@ti.com>
79 lines
2.2 KiB
C
79 lines
2.2 KiB
C
/*
|
|
* exynos_tmu_data.c - Samsung EXYNOS tmu data file
|
|
*
|
|
* Copyright (C) 2013 Samsung Electronics
|
|
* Amit Daniel Kachhap <amit.daniel@samsung.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*
|
|
*/
|
|
|
|
#include "exynos_thermal_common.h"
|
|
#include "exynos_tmu.h"
|
|
#include "exynos_tmu_data.h"
|
|
|
|
#if defined(CONFIG_CPU_EXYNOS4210)
|
|
struct exynos_tmu_platform_data const exynos4210_default_tmu_data = {
|
|
.threshold = 80,
|
|
.trigger_levels[0] = 5,
|
|
.trigger_levels[1] = 20,
|
|
.trigger_levels[2] = 30,
|
|
.trigger_level0_en = 1,
|
|
.trigger_level1_en = 1,
|
|
.trigger_level2_en = 1,
|
|
.trigger_level3_en = 0,
|
|
.gain = 15,
|
|
.reference_voltage = 7,
|
|
.cal_type = TYPE_ONE_POINT_TRIMMING,
|
|
.freq_tab[0] = {
|
|
.freq_clip_max = 800 * 1000,
|
|
.temp_level = 85,
|
|
},
|
|
.freq_tab[1] = {
|
|
.freq_clip_max = 200 * 1000,
|
|
.temp_level = 100,
|
|
},
|
|
.freq_tab_count = 2,
|
|
.type = SOC_ARCH_EXYNOS4210,
|
|
};
|
|
#endif
|
|
|
|
#if defined(CONFIG_SOC_EXYNOS5250) || defined(CONFIG_SOC_EXYNOS4412)
|
|
struct exynos_tmu_platform_data const exynos5250_default_tmu_data = {
|
|
.threshold_falling = 10,
|
|
.trigger_levels[0] = 85,
|
|
.trigger_levels[1] = 103,
|
|
.trigger_levels[2] = 110,
|
|
.trigger_level0_en = 1,
|
|
.trigger_level1_en = 1,
|
|
.trigger_level2_en = 1,
|
|
.trigger_level3_en = 0,
|
|
.gain = 8,
|
|
.reference_voltage = 16,
|
|
.noise_cancel_mode = 4,
|
|
.cal_type = TYPE_ONE_POINT_TRIMMING,
|
|
.efuse_value = 55,
|
|
.freq_tab[0] = {
|
|
.freq_clip_max = 800 * 1000,
|
|
.temp_level = 85,
|
|
},
|
|
.freq_tab[1] = {
|
|
.freq_clip_max = 200 * 1000,
|
|
.temp_level = 103,
|
|
},
|
|
.freq_tab_count = 2,
|
|
.type = SOC_ARCH_EXYNOS,
|
|
};
|
|
#endif
|