7 lines
349 B
Text
7 lines
349 B
Text
|
Icarus Verilog is intended to compile ALL of the Verilog HDL as described in
|
||
|
|
the IEEE-1364 standard. Of course, it's not quite there yet. It does currently
|
||
|
|
handle a mix of structural and behavioral constructs.
|
||
|
|
|
||
|
|
Icarus Verilog is not aimed at being a simulator in the traditional sense, but
|
||
|
|
a compiler that generates code employed by back-end tools.
|