169 lines
6.4 KiB
Text
169 lines
6.4 KiB
Text
@comment $NetBSD: PLIST,v 1.12 2020/05/19 13:59:02 joerg Exp $
|
|
${PYSITELIB}/${EGG_INFODIR}/PKG-INFO
|
|
${PYSITELIB}/${EGG_INFODIR}/SOURCES.txt
|
|
${PYSITELIB}/${EGG_INFODIR}/dependency_links.txt
|
|
${PYSITELIB}/${EGG_INFODIR}/top_level.txt
|
|
${PYSITELIB}/myhdl/_Cosimulation.py
|
|
${PYSITELIB}/myhdl/_Cosimulation.pyc
|
|
${PYSITELIB}/myhdl/_Cosimulation.pyo
|
|
${PYSITELIB}/myhdl/_ShadowSignal.py
|
|
${PYSITELIB}/myhdl/_ShadowSignal.pyc
|
|
${PYSITELIB}/myhdl/_ShadowSignal.pyo
|
|
${PYSITELIB}/myhdl/_Signal.py
|
|
${PYSITELIB}/myhdl/_Signal.pyc
|
|
${PYSITELIB}/myhdl/_Signal.pyo
|
|
${PYSITELIB}/myhdl/_Simulation.py
|
|
${PYSITELIB}/myhdl/_Simulation.pyc
|
|
${PYSITELIB}/myhdl/_Simulation.pyo
|
|
${PYSITELIB}/myhdl/_Waiter.py
|
|
${PYSITELIB}/myhdl/_Waiter.pyc
|
|
${PYSITELIB}/myhdl/_Waiter.pyo
|
|
${PYSITELIB}/myhdl/__init__.py
|
|
${PYSITELIB}/myhdl/__init__.pyc
|
|
${PYSITELIB}/myhdl/__init__.pyo
|
|
${PYSITELIB}/myhdl/_always.py
|
|
${PYSITELIB}/myhdl/_always.pyc
|
|
${PYSITELIB}/myhdl/_always.pyo
|
|
${PYSITELIB}/myhdl/_always_comb.py
|
|
${PYSITELIB}/myhdl/_always_comb.pyc
|
|
${PYSITELIB}/myhdl/_always_comb.pyo
|
|
${PYSITELIB}/myhdl/_always_seq.py
|
|
${PYSITELIB}/myhdl/_always_seq.pyc
|
|
${PYSITELIB}/myhdl/_always_seq.pyo
|
|
${PYSITELIB}/myhdl/_bin.py
|
|
${PYSITELIB}/myhdl/_bin.pyc
|
|
${PYSITELIB}/myhdl/_bin.pyo
|
|
${PYSITELIB}/myhdl/_block.py
|
|
${PYSITELIB}/myhdl/_block.pyc
|
|
${PYSITELIB}/myhdl/_block.pyo
|
|
${PYSITELIB}/myhdl/_compat.py
|
|
${PYSITELIB}/myhdl/_compat.pyc
|
|
${PYSITELIB}/myhdl/_compat.pyo
|
|
${PYSITELIB}/myhdl/_concat.py
|
|
${PYSITELIB}/myhdl/_concat.pyc
|
|
${PYSITELIB}/myhdl/_concat.pyo
|
|
${PYSITELIB}/myhdl/_delay.py
|
|
${PYSITELIB}/myhdl/_delay.pyc
|
|
${PYSITELIB}/myhdl/_delay.pyo
|
|
${PYSITELIB}/myhdl/_enum.py
|
|
${PYSITELIB}/myhdl/_enum.pyc
|
|
${PYSITELIB}/myhdl/_enum.pyo
|
|
${PYSITELIB}/myhdl/_extractHierarchy.py
|
|
${PYSITELIB}/myhdl/_extractHierarchy.pyc
|
|
${PYSITELIB}/myhdl/_extractHierarchy.pyo
|
|
${PYSITELIB}/myhdl/_getHierarchy.py
|
|
${PYSITELIB}/myhdl/_getHierarchy.pyc
|
|
${PYSITELIB}/myhdl/_getHierarchy.pyo
|
|
${PYSITELIB}/myhdl/_getcellvars.py
|
|
${PYSITELIB}/myhdl/_getcellvars.pyc
|
|
${PYSITELIB}/myhdl/_getcellvars.pyo
|
|
${PYSITELIB}/myhdl/_instance.py
|
|
${PYSITELIB}/myhdl/_instance.pyc
|
|
${PYSITELIB}/myhdl/_instance.pyo
|
|
${PYSITELIB}/myhdl/_intbv.py
|
|
${PYSITELIB}/myhdl/_intbv.pyc
|
|
${PYSITELIB}/myhdl/_intbv.pyo
|
|
${PYSITELIB}/myhdl/_join.py
|
|
${PYSITELIB}/myhdl/_join.pyc
|
|
${PYSITELIB}/myhdl/_join.pyo
|
|
${PYSITELIB}/myhdl/_misc.py
|
|
${PYSITELIB}/myhdl/_misc.pyc
|
|
${PYSITELIB}/myhdl/_misc.pyo
|
|
${PYSITELIB}/myhdl/_modbv.py
|
|
${PYSITELIB}/myhdl/_modbv.pyc
|
|
${PYSITELIB}/myhdl/_modbv.pyo
|
|
${PYSITELIB}/myhdl/_resolverefs.py
|
|
${PYSITELIB}/myhdl/_resolverefs.pyc
|
|
${PYSITELIB}/myhdl/_resolverefs.pyo
|
|
${PYSITELIB}/myhdl/_simulator.py
|
|
${PYSITELIB}/myhdl/_simulator.pyc
|
|
${PYSITELIB}/myhdl/_simulator.pyo
|
|
${PYSITELIB}/myhdl/_traceSignals.py
|
|
${PYSITELIB}/myhdl/_traceSignals.pyc
|
|
${PYSITELIB}/myhdl/_traceSignals.pyo
|
|
${PYSITELIB}/myhdl/_tristate.py
|
|
${PYSITELIB}/myhdl/_tristate.pyc
|
|
${PYSITELIB}/myhdl/_tristate.pyo
|
|
${PYSITELIB}/myhdl/_util.py
|
|
${PYSITELIB}/myhdl/_util.pyc
|
|
${PYSITELIB}/myhdl/_util.pyo
|
|
${PYSITELIB}/myhdl/_visitors.py
|
|
${PYSITELIB}/myhdl/_visitors.pyc
|
|
${PYSITELIB}/myhdl/_visitors.pyo
|
|
${PYSITELIB}/myhdl/conversion/_VHDLNameValidation.py
|
|
${PYSITELIB}/myhdl/conversion/_VHDLNameValidation.pyc
|
|
${PYSITELIB}/myhdl/conversion/_VHDLNameValidation.pyo
|
|
${PYSITELIB}/myhdl/conversion/__init__.py
|
|
${PYSITELIB}/myhdl/conversion/__init__.pyc
|
|
${PYSITELIB}/myhdl/conversion/__init__.pyo
|
|
${PYSITELIB}/myhdl/conversion/_analyze.py
|
|
${PYSITELIB}/myhdl/conversion/_analyze.pyc
|
|
${PYSITELIB}/myhdl/conversion/_analyze.pyo
|
|
${PYSITELIB}/myhdl/conversion/_misc.py
|
|
${PYSITELIB}/myhdl/conversion/_misc.pyc
|
|
${PYSITELIB}/myhdl/conversion/_misc.pyo
|
|
${PYSITELIB}/myhdl/conversion/_toVHDL.py
|
|
${PYSITELIB}/myhdl/conversion/_toVHDL.pyc
|
|
${PYSITELIB}/myhdl/conversion/_toVHDL.pyo
|
|
${PYSITELIB}/myhdl/conversion/_toVHDLPackage.py
|
|
${PYSITELIB}/myhdl/conversion/_toVHDLPackage.pyc
|
|
${PYSITELIB}/myhdl/conversion/_toVHDLPackage.pyo
|
|
${PYSITELIB}/myhdl/conversion/_toVerilog.py
|
|
${PYSITELIB}/myhdl/conversion/_toVerilog.pyc
|
|
${PYSITELIB}/myhdl/conversion/_toVerilog.pyo
|
|
${PYSITELIB}/myhdl/conversion/_verify.py
|
|
${PYSITELIB}/myhdl/conversion/_verify.pyc
|
|
${PYSITELIB}/myhdl/conversion/_verify.pyo
|
|
share/myhdl/cosimulation/cver/Makefile.lnx
|
|
share/myhdl/cosimulation/cver/Makefile.lnx64
|
|
share/myhdl/cosimulation/cver/Makefile.osx
|
|
share/myhdl/cosimulation/cver/README.txt
|
|
share/myhdl/cosimulation/cver/myhdl_vpi.c
|
|
share/myhdl/cosimulation/cver/test/bin2gray.py
|
|
share/myhdl/cosimulation/cver/test/dff.py
|
|
share/myhdl/cosimulation/cver/test/dff_clkout.py
|
|
share/myhdl/cosimulation/cver/test/inc.py
|
|
share/myhdl/cosimulation/cver/test/test_all.py
|
|
share/myhdl/cosimulation/icarus/Makefile
|
|
share/myhdl/cosimulation/icarus/README.txt
|
|
share/myhdl/cosimulation/icarus/myhdl.c
|
|
share/myhdl/cosimulation/icarus/myhdl_20030518.c
|
|
share/myhdl/cosimulation/icarus/myhdl_table.c
|
|
share/myhdl/cosimulation/icarus/test/bin2gray.py
|
|
share/myhdl/cosimulation/icarus/test/dff.py
|
|
share/myhdl/cosimulation/icarus/test/dff_clkout.py
|
|
share/myhdl/cosimulation/icarus/test/inc.py
|
|
share/myhdl/cosimulation/icarus/test/tb_test.v
|
|
share/myhdl/cosimulation/icarus/test/test.py
|
|
share/myhdl/cosimulation/icarus/test/test_all.py
|
|
share/myhdl/cosimulation/icarus/test/test_gray.py
|
|
share/myhdl/cosimulation/modelsim-win/Makefile
|
|
share/myhdl/cosimulation/modelsim-win/myhdl_vpi.c
|
|
share/myhdl/cosimulation/modelsim-win/test/bin2gray.py
|
|
share/myhdl/cosimulation/modelsim-win/test/dff.py
|
|
share/myhdl/cosimulation/modelsim-win/test/dff_clkout.py
|
|
share/myhdl/cosimulation/modelsim-win/test/inc.py
|
|
share/myhdl/cosimulation/modelsim-win/test/test_all.py
|
|
share/myhdl/cosimulation/modelsim/Makefile
|
|
share/myhdl/cosimulation/modelsim/myhdl_vpi.c
|
|
share/myhdl/cosimulation/modelsim/test/bin2gray.py
|
|
share/myhdl/cosimulation/modelsim/test/dff.py
|
|
share/myhdl/cosimulation/modelsim/test/dff_clkout.py
|
|
share/myhdl/cosimulation/modelsim/test/inc.py
|
|
share/myhdl/cosimulation/modelsim/test/test_all.py
|
|
share/myhdl/cosimulation/test/bin2gray.py
|
|
share/myhdl/cosimulation/test/dff.py
|
|
share/myhdl/cosimulation/test/dff_clkout.py
|
|
share/myhdl/cosimulation/test/inc.py
|
|
share/myhdl/cosimulation/test/test_all.py
|
|
share/myhdl/cosimulation/test/test_bin2gray.py
|
|
share/myhdl/cosimulation/test/test_dff.py
|
|
share/myhdl/cosimulation/test/test_inc.py
|
|
share/myhdl/cosimulation/test/verilog/bin2gray.v
|
|
share/myhdl/cosimulation/test/verilog/dff.v
|
|
share/myhdl/cosimulation/test/verilog/dff_clkout.v
|
|
share/myhdl/cosimulation/test/verilog/dut_bin2gray.v
|
|
share/myhdl/cosimulation/test/verilog/dut_dff.v
|
|
share/myhdl/cosimulation/test/verilog/dut_dff_clkout.v
|
|
share/myhdl/cosimulation/test/verilog/dut_inc.v
|
|
share/myhdl/cosimulation/test/verilog/inc.v
|