pkgsrc/cad/verilog-current/PLIST
dmcmahill 7db586530d update to 20060124 snapshot.
A few new features have been added to allow proper simulation with
newer Xilinx UNISIM models. (They are starting to use Verilog 2001
features.) And also various bug fixes in this release.


-- Primitive and continuous assign delays can now be non-constant. This
   needed some new run-time support, so vvp had a slight format change,
   and certain new optimizations follow as a result.

-- Bug handling certain constant sub-expressions in concatenation
   expressions. Also, allow concat expressions in constant contexts.

-- Support for wide divide expressions.

-- Fixes for stubborn compilers.

-- Fix bugs in padding of signed expressions.

-- More fixes for following the data types of expressions.
2006-01-25 12:11:00 +00:00

28 lines
534 B
Text

@comment $NetBSD: PLIST,v 1.8 2006/01/25 12:11:01 dmcmahill Exp $
bin/iverilog
bin/iverilog-vpi
bin/vvp
include/_pli_types.h
include/acc_user.h
include/ivl_target.h
include/veriuser.h
include/vpi_user.h
lib/libveriuser.a
lib/libvpi.a
lib/ivl/cadpli.vpl
lib/ivl/ivl
lib/ivl/ivlpp
lib/ivl/null-s.conf
lib/ivl/null.conf
lib/ivl/null.tgt
lib/ivl/system.sft
lib/ivl/system.vpi
lib/ivl/vvp-s.conf
lib/ivl/vvp.conf
lib/ivl/vvp.tgt
lib/ivl/xnf-s.conf
lib/ivl/xnf.conf
man/man1/iverilog.1
man/man1/iverilog-vpi.1
man/man1/vvp.1
@dirrm lib/ivl