3be1024b8f
changes since last snapshot include: - addition of a fpga target for synthesis. outputs edif, optimized for xilinx virtex parts. - fixed bug with synthesis of != - fixed bug in hex constant parsing - fixed vvp bug with subtracting very wide words - much improved VCD output - many other bug fixes and robustness improvements. |
||
---|---|---|
.. | ||
patches | ||
pkg | ||
distinfo | ||
Makefile |