It's a rename of cad/verilog to a better name. Updated DESCR for new package: Icarus Verilog is intended to compile ALL of the Verilog HDL as described in the IEEE-1364 standard. Of course, it's not quite there yet. It does currently handle a mix of structural and behavioral constructs. Icarus Verilog is not aimed at being a simulator in the traditional sense, but a compiler that generates code employed by back-end tools. No objections to rename from <gdt>
16 lines
447 B
Makefile
16 lines
447 B
Makefile
# $NetBSD: buildlink3.mk,v 1.1 2016/10/08 23:01:45 kamil Exp $
|
|
|
|
BUILDLINK_TREE+= iverilog
|
|
|
|
.if !defined(IVERILOG_BUILDLINK3_MK)
|
|
IVERILOG_BUILDLINK3_MK:=
|
|
|
|
BUILDLINK_API_DEPENDS.iverilog+= iverilog>=10.1.1
|
|
BUILDLINK_PKGSRCDIR.iverilog?= ../../cad/iverilog
|
|
|
|
.include "../../devel/gperf/buildlink3.mk"
|
|
.include "../../devel/zlib/buildlink3.mk"
|
|
.include "../../archivers/bzip2/buildlink3.mk"
|
|
.endif # IVERILOG_BUILDLINK3_MK
|
|
|
|
BUILDLINK_TREE+= -iverilog
|