82 lines
1.4 KiB
Makefile
82 lines
1.4 KiB
Makefile
# $NetBSD: Makefile,v 1.105 2022/06/17 11:40:56 mef Exp $
|
|
#
|
|
|
|
COMMENT= Computer Aided Design tools
|
|
|
|
SUBDIR+= MyHDL-gplcver
|
|
SUBDIR+= MyHDL-iverilog
|
|
SUBDIR+= adms
|
|
SUBDIR+= atlc
|
|
SUBDIR+= boolean
|
|
SUBDIR+= cascade
|
|
SUBDIR+= cgi-wcalc
|
|
SUBDIR+= covered
|
|
SUBDIR+= dinotrace
|
|
SUBDIR+= dinotrace-mode
|
|
SUBDIR+= diylc
|
|
SUBDIR+= eagle
|
|
SUBDIR+= electric
|
|
SUBDIR+= fastcap
|
|
SUBDIR+= fasthenry
|
|
SUBDIR+= felt
|
|
SUBDIR+= freehdl
|
|
SUBDIR+= fstl
|
|
SUBDIR+= gcad3d
|
|
SUBDIR+= gdsreader
|
|
SUBDIR+= geda
|
|
SUBDIR+= gerbv
|
|
SUBDIR+= ghdl
|
|
SUBDIR+= gnetman
|
|
SUBDIR+= gnucap
|
|
SUBDIR+= gplcver
|
|
SUBDIR+= gsmc
|
|
SUBDIR+= gtk1-wcalc
|
|
SUBDIR+= gtk2-wcalc
|
|
SUBDIR+= gtkwave
|
|
SUBDIR+= iverilog
|
|
SUBDIR+= kicad
|
|
SUBDIR+= kicad-doc
|
|
SUBDIR+= kicad-footprints
|
|
SUBDIR+= kicad-packages3d
|
|
SUBDIR+= kicad-symbols
|
|
SUBDIR+= kicad-templates
|
|
SUBDIR+= klayout
|
|
SUBDIR+= librecad
|
|
SUBDIR+= libredwg
|
|
SUBDIR+= libwcalc
|
|
SUBDIR+= magic
|
|
SUBDIR+= mcalc
|
|
SUBDIR+= mex-wcalc
|
|
SUBDIR+= mpac
|
|
SUBDIR+= nelma
|
|
SUBDIR+= ng-spice
|
|
SUBDIR+= ntesla
|
|
SUBDIR+= oce
|
|
SUBDIR+= openscad
|
|
SUBDIR+= p5-gds2
|
|
SUBDIR+= pcb
|
|
SUBDIR+= py-MyHDL
|
|
SUBDIR+= py-PyRTL
|
|
SUBDIR+= py-gds
|
|
SUBDIR+= py-gdscad
|
|
SUBDIR+= py-gdstk
|
|
SUBDIR+= py-simpy
|
|
SUBDIR+= qcad
|
|
SUBDIR+= qcad-partlibrary
|
|
SUBDIR+= sci-wcalc
|
|
SUBDIR+= solvespace
|
|
SUBDIR+= spice
|
|
SUBDIR+= spiceprm
|
|
SUBDIR+= stdio-wcalc
|
|
SUBDIR+= tkgate
|
|
SUBDIR+= tnt-mmtl
|
|
SUBDIR+= transcalc
|
|
SUBDIR+= verilator
|
|
SUBDIR+= verilog-mode
|
|
SUBDIR+= veriwell
|
|
SUBDIR+= wcalc
|
|
SUBDIR+= wcalc-docs
|
|
SUBDIR+= xchiplogo
|
|
SUBDIR+= xcircuit
|
|
|
|
.include "../mk/misc/category.mk"
|