71 lines
1.2 KiB
Makefile
71 lines
1.2 KiB
Makefile
# $NetBSD: Makefile,v 1.76 2012/09/05 13:10:36 dmcmahill Exp $
|
|
#
|
|
|
|
COMMENT= CAD tools
|
|
|
|
SUBDIR+= MyHDL-gplcver
|
|
SUBDIR+= MyHDL-iverilog
|
|
SUBDIR+= adms
|
|
SUBDIR+= atlc
|
|
SUBDIR+= boolean
|
|
SUBDIR+= cascade
|
|
SUBDIR+= cgi-wcalc
|
|
SUBDIR+= covered
|
|
SUBDIR+= covered-current
|
|
SUBDIR+= dinotrace
|
|
SUBDIR+= dinotrace-mode
|
|
SUBDIR+= eagle
|
|
SUBDIR+= electric
|
|
SUBDIR+= fastcap
|
|
SUBDIR+= fasthenry
|
|
SUBDIR+= felt
|
|
SUBDIR+= freehdl
|
|
SUBDIR+= gdsreader
|
|
SUBDIR+= geda
|
|
SUBDIR+= gerbv
|
|
SUBDIR+= gnetman
|
|
SUBDIR+= gnucap
|
|
SUBDIR+= gplcver
|
|
SUBDIR+= gsmc
|
|
SUBDIR+= gtk1-wcalc
|
|
SUBDIR+= gtk2-wcalc
|
|
SUBDIR+= gtkwave
|
|
SUBDIR+= gwave
|
|
SUBDIR+= lc
|
|
SUBDIR+= librecad
|
|
SUBDIR+= libwcalc
|
|
SUBDIR+= magic
|
|
SUBDIR+= mcalc
|
|
SUBDIR+= mex-wcalc
|
|
SUBDIR+= mpac
|
|
SUBDIR+= nelma
|
|
SUBDIR+= ng-spice
|
|
SUBDIR+= ntesla
|
|
SUBDIR+= oct-wcalc
|
|
SUBDIR+= openscad
|
|
SUBDIR+= pcb
|
|
SUBDIR+= py-MyHDL
|
|
SUBDIR+= py-simpy
|
|
SUBDIR+= qcad
|
|
SUBDIR+= qcad-manual-cs
|
|
SUBDIR+= qcad-manual-de
|
|
SUBDIR+= qcad-manual-en
|
|
SUBDIR+= qcad-manual-hu
|
|
SUBDIR+= qcad-partlibrary
|
|
SUBDIR+= sci-wcalc
|
|
SUBDIR+= spice
|
|
SUBDIR+= spiceprm
|
|
SUBDIR+= stdio-wcalc
|
|
SUBDIR+= tkgate
|
|
SUBDIR+= tnt-mmtl
|
|
SUBDIR+= transcalc
|
|
SUBDIR+= verilog
|
|
SUBDIR+= verilog-current
|
|
SUBDIR+= verilog-mode
|
|
SUBDIR+= vipec
|
|
SUBDIR+= wcalc
|
|
SUBDIR+= wcalc-docs
|
|
SUBDIR+= xchiplogo
|
|
SUBDIR+= xcircuit
|
|
|
|
.include "../mk/misc/category.mk"
|