freebsd-ports/cad/iverilog/Makefile

30 lines
605 B
Makefile
Raw Normal View History

# ex:ts=8
# New ports collection makefile for: iverilog
# Date created: Feb 13, 2001
# Whom: Ying-Chieh Liao <ijliao@FreeBSD.org>
#
# $FreeBSD$
#
PORTNAME= iverilog
PORTVERSION= 0.9.5
CATEGORIES= cad
MASTER_SITES= ftp://icarus.com/pub/eda/verilog/v${PORTVERSION:C,\.[0-9]$,,}/ \
ftp://ftp.geda.seul.org/pub/geda/dist/
DISTNAME= verilog-${PORTVERSION}
MAINTAINER= zeising@daemonic.se
COMMENT= A Verilog simulation and synthesis tool
LICENSE= GPLv2
GNU_CONFIGURE= yes
USE_BISON= build
USE_GMAKE= yes
2010-01-09 00:51:49 +01:00
CONFIGURE_ARGS= --disable-suffix
2009-01-23 23:04:50 +01:00
2009-06-09 14:58:04 +02:00
MAN1= iverilog-vpi.1 iverilog.1 vvp.1
.include <bsd.port.mk>