- Attempt to make the pkg-message.s a little more readable. [2]
- Bump PORTREVISIONs.
Submitted by: Andreas Tobler <andreast@fgznet.ch> [1]
Submitted by: wkoszek [2] (with modifications)
1. Fix packet delays. [1]
2. Truncate oversize packets according to host interface's MTU
to avoid e.g. Linux guests panic'ing.
Note: This is only necessary as a stopgap measure for cases like
host inferfaces using TSO (it still causes retransmissions),
the better workaround is to disable the feature on the host
interface while using qemu's pcap code.
- Add note about pcap to pkg-message.s
- Bump PORTREVISIONs.
Submitted by: jkim [1]
release announcement is here:
http://lists.gnu.org/archive/html/qemu-devel/2009-12/msg02151.html
Quoting from pkg-message:
- kqemu is no longer supported in qemu upstream after the 0.11 branch
was created, which means also not in this version. (Linux has moved
on to kvm now for qemu(-like) virtualization needs, so if you want qemu
to go faster and don't want to switch to virtualbox or stick to the older
emulators/qemu port which is at 0.11.1 atm and as such still supports
kqemu you should help getting the FreeBSD kvm port updated and
completed:
http://wiki.freebsd.org/FabioChecconi/PortingLinuxKVMToFreeBSD
)
which is still not ported to the new usb stack yet. (qemu could really
use some help here, the author of the old usb host code is busy with
other stuff now...)
- No PORTREVISION bump since this is a build fix.
port that now also works for the 32 bit "qemu" executable on amd64
(if you build with the KQEMU knob on, you have to deinstall the old
kqemu-kmod first if it is installed)
- Add an ALL_TARGETS knob that, if turned off, omits the remaining dyngen
targets, eliminating the need for gcc 3.4 (everything but ppc and sh4
has been converted to tcg in this snapshot)
- Add tcg fixes for amd64 guests on i386 hosts (two of three have been
committed to qemu svn in the meantime) [1]
- Update the pkg-message about kqemu on amd64, and add a note about using
nfs with slirp, the latter [2]
- Homepage now at http://bellard.org/qemu/ - update links
Submitted by: nox [1]
Submitted by: joerg [2]
The affected ports are the ones with gettext as a run-dependency
according to ports/INDEX-7 (5007 of them) and the ones with USE_GETTEXT
in Makefile (29 of them).
PR: ports/124340
Submitted by: edwin@
Approved by: portmgr (pav)
kqemu only accellerates qemu-system-x86_64 on amd64 that were missing
in qemu's pkg-message [1]
- Update the note about kqemu on amd64 SMP, and add a reminder to keep
kqemu in sync with the kernel while I'm at it
- Bump PORTREVISION
Noticed by: bakul [1]
- sparc: Fill in real SparcStation 10 values
- sparc: Fix co-processor branch and store ops (Aurelien Jarno)
- sparc: Fix stdfq op (Aurelien Jarno)
- mips: Clear BEV and ERL for the fake bootloader.
- 64bit MIPS FPUs have 32 registers.
- mips: Fix RDHWR handling. Code formatting. Don't use *_direct versions
to raise exceptions.
- mips: Fix disabling of the Cause register for R2.
- mips: Handle EBase properly.
- mips: Fix rotr immediate ops, mask shift/rotate arguments to their allowed
size.
- mips: fix branch delay slot cornercases.
- Fix for PowerPC 64 rotates.
- Fix for PowerPC 64 load & store with immediate index.
- SD card emulation (initial implementation by Andrzei Zaborowski).
- mips: Save state for all CP0 instructions, they may throw a CPU exception.
- mips: Fix handling of ADES exceptions.
- sparc: Enforce even float register pair for double register ops
(Aurelien Jarno)
- sparc: Full implementation of IEEE exceptions (Aurelien Jarno)
- mips: Fix ins/ext cornercase.
- mips: Actually skip over delay slot for a non-taken branch likely.
- mips: Set proper BadVAddress value for unaligned instruction fetch.
- mips: Implement prefx.
- PowerPC 64 fixes
- Unify IRQ handling.
- Fix TCX base on SS10
- Sparc32/64 CPU selection for user emulator
- Fix generated code disasm output on Sparc64 host
- ARM IRQ fix.
- mips: Remove bogus mtc0 handling.
- mips: Fix exception handling cornercase for rdhwr.
- mips: Catch unaligned sc/scd.
- mips: Mark watchpoint features as unimplemented.
- mips: Proper handling of reserved bits in the context register.
- mips: Fix CP0_IntCtl handling.
- Fix monitor disasm output for Sparc64 target
- Implement embedded IRQ controller for PowerPC 6xx/740 & 750.
Fix PowerPC external interrupt input handling and lowering.
Fix OpenPIC output pins management.
Fix multiples bugs in OpenPIC IRQ management.
Fix OpenPIC CPU(s) reset function.
Fix Mac99 machine to properly route OpenPIC outputs to the PowerPC
input pins.
Fix PREP machine to properly route i8259 output to the PowerPC external
interrupt pin.
- mips: More Context/Xcontext fixes. Ifdef some 64bit-only ops, they may
end up empty for 32bit mips, which dyngen trips over.
- mips: Throw RI for invalid MFMC0-class instructions. Introduce optional
MIPS_STRICT_STANDARD define to adhere more to the spec than it makes
sense in normal operation.
- mips: Make SYNCI_Step and CCRes CPU-specific.
- Embedded PowerPC Device Control Registers infrastructure.
- Add PowerPC 405 input pins (IRQ, resets, ...) model.
- sparc: Alignment check mechanism (not fully enabled yet) (Aurelien Jarno)
- Fix Sparc64 wrfprs, move VIS ops where they belong, more VIS ops
- Fix Sparc32 device save methods
- mips: Another fix for CP0 Cause register handling.
- Add TARGET_FMT_plx to properly display target_phys_addr_t variables.
- Fix miscellaneous display warnings for PowerPC & alpha targets
and parallel CFI flash driver.
- Know about more PCI device classes.
- mips: Restart interrupts after an exception.
- Add device save and reset methods to FDC and M48T59
- Fix Sparc64 double float gdb protocol (initial version by Paul Brook)
- gdbstub: Fix format specified for watchpoint address.
- Update OpenBIOS for Sparc32 and add a Sparc64 image
- Gallileo fixes, by Stefan Weil.
- mips: Small code generation optimization.
- mips: Fix qemu SIGFPE caused by division-by-zero due to underflow.
- mips: Don't use T2 for INS, it conflicts with branch delay slot handling.
- mips: Simplify branch likely handling.
- Fix a lot of debug traces for PowerPC emulation: use logfile instead of
stdout
- Parallel flash bugfixes:
- always need to register flash area back to IO_MEM_ROMD at reset time
- disabled buffered write as it's not actually supported
- don't check flash time at registration time
- PowerPC emulation bugfixes:
- don't generate multiple exit_tb at the end of conditional branches
- disable TRACE exception as it is not correct for embedded PowerPC.
- Add bus model (or input pins) into PowerPC CPU flags.
Add PowerPC 970 bus and exceptions model.
Add code provision for PowerPC 970 instanciation.
- PREP and heathrow machines only support PowerPC CPU with a 6xx bus.
Mac99 machine may also support PowerPC 970 CPU.
- Add reset callbacks for PowerPC CPU.
Move cpu_ppc_init, cpu_ppc_close, cpu_ppc_reset and ppc_tlb_invalidate
into helper.c as they are to be called from outside of the translated code.
- PowerPC 4xx software driven TLB fixes + debug traces.
Add code provision for more MMU models support.
- Cleanup and add more PowerPC core definitions.
- Memory-mapped interface for PS/2 controller, by Herve Poussineau.
- Memory-mapped interface for RTC, by Herve Poussineau.
- Acer Pica 61 machine, by Herve Poussineau.
- Update OpenBIOS Sparc images to SVN 125
- Add callbacks to allow dynamic change of PowerPC clocks (to be improved)
Fix embedded PowerPC watchdog and timers
Fix PowerPC 405 SPR
Add generic PowerPC 405 core instanciation code + resets support.
Implement simple peripherals shared by most PowerPC 405 implementations
PowerPC 405 EC & EP microcontrollers preliminary support
- Support it_shift for mmapped pckbd.
- Move PowerPC 405 specific definitions into a separate file
Preliminary code for -kernel option support for PowerPC 405 boards
Fix DBSR in case of PowerPC 405 chip reset
Add enums for PowerPC 405 clocks.
Fix IRQ numbers (IBM reversed bits numbering...)
Fix SPRG4-7 read access right
Fix MSR mask in CPU definitions
- mips: Choose number of TLBs at runtime, by Herve Poussineau.
- Fix mmapped register alignment and endianness handling.
- TCX palette bug fix
- Ptable calculation broken for 32bit code under x86_64, by Bernhard Kauer.
- Another lsi53c895a patch, by Wang Cheng Yeh.
- Fix keyboard detection bugs
- Duplicated SPR fix for BookE PowerPC by Guglielmo Morandin
- More Gallileo register initialization, by Aurelien Jarno and Stefan Weil.
- Fix keyboard serial and mouse bugs
- TCX 24 bit model support
- lsi53c895a: Typo fix, by Wang Cheng Yeh.
- Sparc64 update: more VIS ops
- PowerPC embedded timers fixes.
Improve PowerPC timers debug.
- PowerPC 405 microcontrollers fixes and improvments:
- use target_phys_addr_t for physical addresses / offsets
- implement fake general purpose timers and memory access layer
for PowerPC 405EP
- more assigned internal IRQs.
- Improve PowerPC 405 MMU model / share more code for other embedded targets
support.
Fix PowerPC 405 MSR mask.
- Code provision for new PowerPC embedded target support with:
- 1 kB page size
- 64 bits GPR
- 64 bits physical address space
- SPE extension support.
Change TARGET_PPCSPE into TARGET_PPCEMB
- Add -pflash option to register parallel flash bloc devices.
- New target for embedded PowerPC emulation (only system emulation, for now).
- Evaluation boards for PowerPC 405EP.
- mips malta: Improved mini-bootloader, based on a patch by Alec Voropay.
- mips: Fix lui sign extension.
- Update Sparc32 rom to support *BSD boot and 24 bit TCX
- i386: Workaround qemu guest SIGSEGVs with cmpxchg8b insn, by Juergen Keil.
- Fix Sparc32 ldscript
- lsi53c895a: Fix length mismatch condition, by Wang Cheng Yeh.
- scsi-disk: Buffer length fixes, by Wang Cheng Yeh.
- mips: Switch default CPU to 24Kf for now, as the Linux FPU emulation in
the current qemu mips emulation fails in some cases. (The Linux
FPU emulation works on real FPU-less hardware.)
- Memory-mapped interface for VGA, by Herve Poussineau.
- Crop VNC update requests to avoid segfaults, by Thomas Tuttle.
- Fix ARM fine pagetables.
- sparc: Fix CPU type zapped by system_reset
- More Sparc32 CPUs
- mips: Kill broken host register definitions, thanks to Paul Brook and Herve
Poussineau for debugging this.
- PCMCIA bus support. Parts of CF-ATA command set. Hitachi DSCM microdrive emulation.
- Core features of ARM XScale processors. Main PXA270 and PXA255 peripherals.
- Remove repeated code and enable encrypted SD cards and USB sticks images.
- Add remaining PXA2xx on-chip peripherals except I2C master.
- Implement iwMMXt instruction set for the PXA270 cpu.
- NAND Flash memory emulation and ECC calculation helpers for use by
NAND controllers.
- Texas Instruments ADS7846 ADC chip.
- Maxim MAX1110/1111 ADC chip.
- Spitz PDA, example PXA270 machine (four similar models).
- Account for machine with RAM which is not mapped at 0x0 in arm_boot.c.
- PL050 status register fixes.
- Honour limited subset of --cpu values instead of ignoring.
- Implement power state changes (IDLE and SLEEP) for PXA.
- -show-cursor switch to inhibit SDL hiding cursor.
- Set OpenBIOS variables in NVRAM
- Don't define HIGH_LATENCY for ARM, this was a workaround for an ALSA problem.
- Handle division by zero case in Sparc64 udivx and sdivx ops
- vmwarevga: Change the PCI IO region start to that hardcoded in VBE bios
(reported by Jeremy Katz)
- mips: Support for simple YAMON output, by Alec Voropay.
- Some bits of Linux/MIPS host support, still segfaulty.
- mips: Fix a really stupid bug in the [ls]d[lr] emulation, by Herve Poussineau.
- sparc: Fix slavio_misc base
- Add dummy THC and TEC registers to TCX
- mips: Clear BD slot on next exception if appropriate.
- MIPS 64-bit FPU support, plus some collateral bugfixes in the
conditional branch handling.
- sparc: Fix pc/npc for unaligned load/stores, maybe other exceptions
- Update OpenBIOS/Sparc32 to SVN 144. Changes:
- Fix power-management location
- Fix out of bounds accesses
- Increase virtual memory supply to meet NetBSD and OpenBSD demand
- More obviously alarming return values for find_pte
- Fix unaligned memory access
- Fix memory corruption problems reported by glibc
- Fix boot-device use
- Use nvram boot-args and boot-device variables
- Set variable defaults before nvram_init
- Improve escape sequence handling
- Fix nvram parameter area
- More Sparc32 CPUs
- Clear preloaded kernel parameters to avoid crash at reset
- sparc: Enable unaligned access faults
- ARM946 CPU support.
- Switch to qemu_ram_alloc() for memory allocation in PXA255/270.
Pass correct RAM size to arm_load_kernel (currently unused) - thanks to
BobOfDoom.
Register the Xscale Internal Memory Storage.
- pxa: Set OOK when OON is set in OSCC register (thanks to BobOfDoom).
Correct a fatal typo in timer code.
- Correct the number of PXA255 GPIO lines. Reuse the PXA timers struct for
PXA27x additional timers.
- Fix MIPS64 address computation specialcase, by Aurelien Jarno.
- Preliminary MIPS 64-bit MMU implementation, by Aurelien Jarno.
- PCMCIA addresses are 26-bit, widen the address type from 16 to 32 bits.
- Fix wrong branch condition in MIPS testandset.
- mips: Fix for the scd instruction, by Aurelien Jarno.
- mips: Fix missing status ro mask initialization, thanks Stefan Weil.
- Improved debug output for the MIPS opcode decoder.
- mips: Implement FP madd/msub, wire up bc1any[24][ft].
- mips: Implemented cabs FP instructions, and improve exception handling for
trunc/floor/ceil/round.
- Fix softfloat NaN handling.
- Correct NAND erase block size. Misc fixes in Spitz code.
- Allow VMware-SVGA operation enable before command FIFO is configured.
Implement "screendump" for 32 bit colour depth.
- MIPS TLB style selection at runtime, by Herve Poussineau.
- mips: MMU code improvements, by Aurelien Jarno.
- Don't decode CP0 XContext on 32bit MIPS.
- Add fpu register support to the gdb code, by Magnus Damm.
- Fix mfc0 and dmtc0 instructions on MIPS64, by Aurelien Jarno.
- Full MIPS64 MMU implementation, by Aurelien Jarno.
- More generic 64 bit multiplication support, by Aurelien Jarno.
- sparc: Force the primary CPU to run and other CPUs to halt, recalculate
timers after system_reset.
- sparc: Set limits for memory size to avoid overlap with devices
- Enable faults for unassigned memory accesses and unimplemented ASIs
- Fix Qemu division by zero triggered by NetBSD
- Make TCX registers match what NetBSD expects
- mips: Work around the lack of proper handling for self-modifying code.
- mips: Move FPU exception handling into helper functions, since they are big.
- Fix FP-conditional branches.
- Check FPU register mode at runtime, not translation time, as the F64
status bit can change.
- Fix sysrq support from the monitor mux (originally by Jason Wessel).
- Use full 36-bit physical address space on SS10
- Update Sparc32 OpenBIOS image to SVN revision 149. Changes:
r145: Fix power-management location for SS-10
r146: Fix overallocation
r147: NetBSD and OpenBSD fixes:
- Correct timer and interrupt controller mappings
- Add ESP clock frequency to avoid division by zero
- CS4231 exists only in SS5
- Disable BPP for now, it's not emulated by Qemu anyway
With these fixes, one NetBSD kernel even got to root device prompt on SS5.
r148: Update vsprintf.c from Linux to get 64-bit output
r149: Use full 36-bit physical address space on SS10
- mips: Fix ldl/ldr implementation, by Aurelien Jarno.
- Fix slti/sltiu for MIPS64, by Aurelien Jarno.
- More MIPS 64-bit FPU support.
- Linux loader rewrite, by H. Peter Anvin.
- mips: Fix indexed FP load/store instructions.
- mips: Catch more MIPS FPU cornercases, fix addr.ps and mulr.ps instructions.
- M68k addx/subx fix.
- arm: Don't touch carry flag in ASR <reg> with zero <reg>, submitted by
Aurelien Jarno.
- Fix interrupt controller address masking
- I2C/SMBus framework.
- mips: The previous patch to make breakpoints work was a performance
disaster, use a similiar hack as ARM does instead.
- mips: The 24k wants more watch and srsmap registers.
- m68k/ColdFire system emulation.
- Implement the PXA2xx I2C master controller.
Fix PXA270-specific timers and make minor changes in other PXA parts.
- Add WM8750 and MAX7310 chips (I2C slaves).
Wolfson Microsystems WM8750 audio chip and Maxim MAX7310 gpio expander
chip are used in the Spitz.
- Speed up m68k by 20%.
- Use i2c_slave_init() to allocate the PXA (dummy) I2C slave.
Hush the warning:
hw/pc.c:402: warning: control reaches end of non-void function
- Savevm/loadvm bits for ARM core, the PXA2xx peripherals and Spitz hardware.
- Commit NAND image changes on "commit all" or "commit mtd".
- Change ptimer API to use 64-bit values, add save and load methods
Use ptimers for Sparc32 Slavio
- Implement Sparc64 CPU timers using ptimers
- PowerPC bugfixes:
- must clear carry bit when doing addic with a zero immediate value
- fix missing RETURN in micro-operation that would lead to random failures
and crashes
- add USE_PRECISE_EMULATION compilation-time option to choose between
getting exact floating point results and fast but less accurate computation.
- PowerPC improvments:
- add missing 64 bits rotate instructions
- safely define TARGET_PPCSPE when 64 bits registers are used
a separate target will be needed to use it in 32 bits mode on 32 bits hosts.
- MIPS: Fix enough FPU/R2 support to get 24Kf going.
- Add missing PowerPC 64 instructions
PowerPC 64 fixes.
- Upgrade Sparc FPU version (based on patch by Aurelien Jarno)
- One more bit of mips CPU configuration, and support for early 4KEc
which implemented only MIPS32R1. Thanks to Stefan Weil to insist he's
right on that. :-)
- Sparc32/64 CPU selection
- Fix segfault with -nographic, by Enache Adrian.
- New model for PowerPC CPU hardware interrupt events:
move all PowerPC specific code into target-ppc/helper.c to avoid polluting
the common code in cpu-exec.c. This makes implementation of new features
(ie embedded PowerPC timers, critical interrupts, ...) easier.
This also avoid hardcoding the IRQ callback in the OpenPIC controller,
making it more easily reusable and allowing cascading.
- Fix / update PowerPC BookE definitions.
- PPC: Fix rfi instruction: do not depend on current execution mode
but on the execution mode that will be effective after the return.
Add rfci, rfdi and rfmci for BookE PowerPC.
Extend mfdcr / mtdcr and implement mfdrcx / mtdcrx.
- Sanitize mips exception handling.
- Better fix for OpenPIC: should not depend on PowerPC.
- As embedded PowerPC TLB model is very different from PowerPC 6xx ones,
define ppc_tlb_t as an union of the two.
- Merge PowerPC 405 MMU model.
- Embedded PowerPC timers support.
- Support for PowerPC BookE exception model.
No need to requeue timer exceptions.
Fix nip saving for 64 bits PowerPC.
- Malta CBUS UART support.
- Fix usb hid and mass-storage protocol revision, by Juergen Keil.
- Update for binfmt_misc handler, by Stefan Weil.
- Large kernel initrd fix (initial patch by Daniel Jacobowitz).
- x86: Generate double and triple faults, by Bernhard Kauer.
- MIPS64 configurations.
- Actually enable 64bit configuration.
- Reorganise Sun4m to allow other machine types
- Add SparcStation-10 machine
- Improved initrd support for mips.
- Single mode for PIC i8259, by Bernhard Kauer.
- Qcow2 corruption fix, by Juergen Keil.
- VMware SVGA II emulation, by Andrzej Zaborowski.
- ne2k buffer full bug fix, by Marcel Block.
- Eepro100 emulation, by Stefan Weil.
- Qcow2: Release refcount table clusters after growing the refcount table,
by Juergen Keil.
- MIPS32R2 needs RDPGPR/WRPGPR instructions even when no shadow registers
are implemented.
- i386 return APIC ID with cpuid, by Bernhard Kauer.
- Infrastructure to support more than 2 MMU modes.
Add example for Alpha and PowerPC hypervisor mode.
- And some more bugfixes
Approved by: miwi (mentor, implicit)
- ARM reabbot support (orginal patch by Aurelien Jarno).
- SMP half-idle fix.
- Watchpoint support (previous commit got eaten by Savannah server crash).
- ARM register index+writeback fix (Lauro Ramos Venancio).
- PPC: Make it safe to use 64 bits GPR and/or 64 bits host registers.
For "symetry", add 64 bits versions of all modified functions.
As a side effect, add a lot of code provision for PowerPC 64 support.
Move overflow and carry checks in common routines for simple cases.
Add isel and popcntb instructions from PowerPC 2.03 specification.
Remove remaining micro-operations helpers prototypes from op.c.
Fix XER_BC field to be 7 bits long.
Add power management support for PowerPC 603 & 604.
Fix compilation warnings.
Add PowerPC 64 target for tests.
As no PowerPC 64 CPU is implemented, this target can just be used to
check that there is no difference between PowerPC 32 & PowerPC 64 used
in 32 bits mode.
- Allow disabling IDE block mode, by Carlo Marcelo Arenas Belon.
- Don't fail for "revert to poweron defaults" IDE command, by Carlo
Marcelo Arenas Belon.
- Better ioport debugging output.
- OHCI USB PXA support (Andrzej Zaborowski).
- MIPS -cpu selection support, by Herve Poussineau.
- PPC: As icbi is not a priviledge instruction and is treated as a load
by the MMU it needs to be implemented for every MMU translation mode.
- MIPS: Fix BD flag handling, cause register contents, implement some
more bits for R2 interrupt handling.
- A VGA card for the Malta board.
- SCSI fixes, by Wang Cheng Yeh.
- Add -name option, by Anthony Liguori.
- Improve -pidfile option, by Anthony Liguori.
- Close file descriptors when execing network tap setup script, by
Daniel P. Berrange.
- Fix qemu crash due to sparc division-by-zero, by Aurelien Jarno.
- Fix call to generated code on SPARC, by Juergen Keil.
- mips: Barf on branches/jumps in branch delay slots. Spotted by
Stefan Weil.
- VMMouse Emulation, by Anthony Liguori.
- SlavIO interrupt controller fix, by Aurelien Jarno.
- SlavIO Counter-Timers fix, by Aurelien Jarno.
- PowerPC 2.03 SPE extension - first pass.
- Fix Sparc branches, original patch by Aurelien Jarno
Approved by: miwi (mentor, implicit)
- reset rombios32 area
- Support for more SPARC relocations, by Martin Bochnig.
- Serial console improvements, by Stefan Weil.
- Qemu support for S32 and U32 alsa output, by Vassili Karpov.
- PS/2 interface - Allow custom IO ports + IRQ, by Herve Poussineau.
- Add PS/2 keyboard to MIPS R4K, by Herve Poussineau.
- Monitor multiplexing, by Jason Wessel.
- -no-frame option for sdl, by Christian Laursen.
- Don't require a disk image for network boot, by Ferenc Wagner.
- Add -bootp option for slirp, by Anthony Liguori.
- Add OACK support to slirp TFTP server, by Anthony Liguori.
- Change -tftp option to take a root directory, by Anthony Liguori.
- 2nd serial port for Malta, by Jason Wessel.
- Increase the number of multiplexed monitor devices.
- Allow arbitrary MIPS BIOS sizes between 0 and 4 MB, by Stefan Weil.
- Allow gdbstub to connect over any serial device.
- Basic USB device resume (root hub only), by Lonnie Mendez.
- 24C01 / 24C02 EEPROM emulation for Malta, by Stefan Weil.
- DS1225Y nvram device, by Herve Poussineau.
- Make removing IOHandlers safe from within an IOHandler, by Anthony Liguori.
- MIPS FPU dynamic activation, part 1, by Herve Poussineau.
- MIPS Userland TLS register emulation, by Daniel Jacobowitz.
- New -cpu options: choose CPU model for emulated target.
Only relevant on PowerPC targets, for now.
- Simple u-boot image loading support.
- Great PowerPC emulation code resynchronisation and improvments:
- Add status file to make regression tracking easier
- Move all micro-operations helpers definitions into a separate header:
should never be seen outside of op.c
- Update copyrights
- Add new / missing PowerPC CPU definitions
- Add definitions for PowerPC BookE
- Add support for PowerPC 6xx/7xx software driven TLBs
Allow use of PowerPC 603 as an example
- Add preliminary code for POWER, POWER2, PowerPC 403, 405, 440, 601, 602
and BookE support
- Avoid compiling priviledged only resources support for user-mode emulation
- Remove unused helpers / micro-ops / dead code
- Add instructions usage statistics dump: useful to figure which instructions
need strong optimizations.
- Micro-operation fixes:
* add missing RETURN in some micro-ops
* fix prototypes
* use softfloat routines for all floating-point operations
* fix tlbie instruction
* move some huge micro-operations into helpers
- emulation fixes:
* fix inverted opcodes for fcmpo / fcmpu
* condition register update is always to be done after the whole
instruction has completed
* add missing NIP updates when calling helpers that may generate an
exception
- optimizations and improvments:
* optimize very often used instructions (li, mr, rlwixx...)
* remove specific micro-ops for rarely used instructions
* add routines for addresses computations to avoid bugs due to multiple
different implementations
* fix TB linking: do not reset T0 at the end of every TB.
- Implement --cpu for ARM.
- And some bugfixes.
Repocopy by: marcus
Approved by: miwi (mentor, implicit)
