b26f8fdba1
This release represents a point release incorporating a few patches made against the 1.0.X source over the last 1 1/2 years. Specific updates include: * Incorporate changes from Joost Witteveen to support extended %SR% commands. * Fix endless loop bug when gerbv encountered an unknown % code. Patch from Joost Witteveen. * Fixed initial scale setting for %MOMM% Gerber files. Patch from Joost Witteveen. * Fixed format for small drillfiles. Patch from Trevor Blackwell. * Fix setting of the initial window size when the screen is larger than the display. Patch from David Carr. |
||
---|---|---|
.. | ||
adms | ||
atlc | ||
boolean | ||
cascade | ||
cgi-wcalc | ||
covered | ||
covered-current | ||
dinotrace | ||
dinotrace-mode | ||
eagle | ||
electric | ||
fastcap | ||
fasthenry | ||
felt | ||
gattrib | ||
gdsreader | ||
geda | ||
geda-docs | ||
geda-examples | ||
geda-symbols | ||
geda-utils | ||
gerbv | ||
gnetlist | ||
gnetman | ||
gnucap | ||
gplcver | ||
gschem | ||
gsmc | ||
gsymcheck | ||
gtk1-wcalc | ||
gtk2-wcalc | ||
gtkwave | ||
gwave | ||
ipal-current | ||
lc | ||
libgeda | ||
libwcalc | ||
magic | ||
mcalc | ||
mex-wcalc | ||
mpac | ||
MyHDL-gplcver | ||
MyHDL-iverilog | ||
nelma | ||
ng-spice | ||
ntesla | ||
oct-wcalc | ||
pcb | ||
py-MyHDL | ||
py-simpy | ||
qcad | ||
qcad-manual-cs | ||
qcad-manual-de | ||
qcad-manual-en | ||
qcad-manual-hu | ||
qcad-partlibrary | ||
sci-wcalc | ||
simian | ||
simian-docs | ||
spice | ||
spiceprm | ||
stdio-wcalc | ||
tkgate | ||
tnt-mmtl | ||
transcalc | ||
verilog | ||
verilog-current | ||
verilog-mode | ||
vipec | ||
wcalc | ||
wcalc-docs | ||
xchiplogo | ||
xcircuit | ||
Makefile |